

AD-A143 204

RESEARCH IN MONOLITHIC SIGNAL-PROCESSING CIRCUITS(U)
CALIFORNIA UNIV BERKELEY ELECTRONICS RESEARCH LAB
R G MEYER ET AL. APR 84 ARO-17433.5-EL DAAG29-80-K-0067


1/1

UNCLASSIFIED

F/B 9/5

NL





MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

ARJ 17433.5-EL

②

AD-A143 204

RESEARCH IN MONOLITHIC, SIGNAL-PROCESSING CIRCUITS

FINAL REPORT

R. G. Meyer and D. O. Pederson

April 1984

U. S. Army Research Office

GRANT DAAG29-80-K-0067

ELECTRONICS RESEARCH LABORATORY

College of Engineering
University of California, Berkeley
94720

APPROVED FOR PUBLIC RELEASE;
DISTRIBUTION UNLIMITED.

DTIC
ELECTE
JUL 19 1984
S E D

DTIC FILE COPY

84 07 12 081

THE VIEWS, OPINIONS, AND/OR FINDINGS CONTAINED IN THIS
REPORT ARE THOSE OF THE AUTHOR(S) AND SHOULD NOT BE
CONSTRUED AS AN OFFICIAL DEPARTMENT OF THE ARMY POSITION,
POLICY, OR DECISION, UNLESS SO DESIGNATED BY OTHER
DOCUMENTATION.

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER <i>APD 17433.5-EL</i>	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) Research in Monolithic, Signal-Processing Circuits		5. TYPE OF REPORT & PERIOD COVERED Final Report 9/1/80 - 4/30/84
		6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s) R. G. Meyer and D. O. Pederson		8. CONTRACT OR GRANT NUMBER(s) DAAG29-80-K-0067
9. PERFORMING ORGANIZATION NAME AND ADDRESS Electronics Research Laboratory University of California Berkeley, CA 94720		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS U.S. Army Research Office P.O. Box 12211 Research Triangle Park, NC 27709		12. REPORT DATE April 1984
		13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		15. SECURITY CLASS. (of this report)
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) NA		
18. SUPPLEMENTARY NOTES The views, opinions, and/or findings contained in this report are those of the author(s) and should not be construed as an official Department of the Army position, policy, or decision, unless so designated by other documentation.		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Voltage-controlled oscillators, one-pin crystal oscillator, analog multiplier		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Research results in monolithic signal processing circuits are described. New topologies were devised for low-noise monolithic voltage-controlled oscillators leading to measured performance eighty times better than previously reported. A new theory describing start-up and steady state in monolithic crystal oscillators was devised and used to realize a one-pin crystal oscillator. A new all-MOS analog multiplier was synthesized, fabricated, and measured to have performance comparable to more mature bipolar versions, while consuming much less silicon area. ★		

RESEARCH RESULTS

Research supported under this grant led to significant results in several areas.

A major research project under this program has been the synthesis of new low-noise monolithic voltage-controlled oscillator (VCO) topologies. Theoretical analyses allowed prediction of relaxation oscillator noise performance for the first time and these techniques were used to create a new VCO with measured phase jitter less than 1ppm. The previous best reported performance was 80 ppm. Our theoretical analyses showed the need for special low-noise pre-amplifiers separating the regenerative elements from the charge-storage elements. Measurements on prototype circuits confirmed the theory as did injection of external noise sources to verify the insensitivity of the new topology to internal noise sources in the regenerative circuit. Oscillators with such low noise characteristics find wide application in many communication systems such as phase-locked loops and FM modulators and demodulators.

A second major research effort was development of a theory describing start-up and steady-state conditions in monolithic crystal oscillators. Initial work was directed towards Pierce topologies and resulted in the development of a theory allowing design of monolithic crystal oscillators for prescribed steady-state signal and bias conditions. This was extended to include criteria for reliable start-up which had been observed to be a major problem in many commercial on-chip block oscillators. Experimental work involved both MOS and bipolar realizations.

In the past, all reliable monolithic crystal oscillators have required two package pins (plus access to the power supply) for their

implementation. However, with the growing number of circuit functions being included on-chip, great pressure has developed to conserve pin connections in order to allow maximum input-output interfacing in the confines of a fixed package. Thus the attraction of a so-called "1-pin" crystal oscillator is very great and we investigated methods of realizing such a circuit. Building on our earlier work, we derived a design procedure for the synthesis of 1-pin monolithic crystal oscillators with well-defined amplitude and start-up. Several monolithic versions of the 1-pin oscillator have been laid-out and fabricated and detailed measurements showed excellent agreement with theory.

A third and very important aspect of our research has been directed towards MOS signal-processing circuits. Initial work on MOS voltage-to-current converters yielded new topologies with less than 1% harmonic distortion at 95% of full-scale output. These techniques were based on careful preservation of the MOS square-law transfer function via innovative circuit and process techniques. These techniques were extended further to realize the first MOS analog multiplier with performance comparable to more mature bipolar circuits. In particular, monolithic prototype multipliers fabricated in our laboratory had measured linearity better than 0.3% at 75% of full-scale swing, a bandwidth of dc-1.5 MHz and output noise 77dB below full scale.

Publications

1. J. Kukielka and R. G. Meyer, "A High-Frequency Temperature-Stable Monolithic VCO," IEEE J. Solid-State Circuits, vol. SC-16, no. 6, Dec. 1981, pp. 639-647.
2. D. Soo and R. G. Meyer, "A Four-Quadrant MOS Analog Multiplier," IEEE J. Solid-State Circuits, vol. SC-17, no. 6, Dec. 1982, pp. 1174-1179.
3. A. A. Abidi and R. G. Meyer, "Noise in Relaxation Oscillators," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, Dec. 1983, pp. 794-802.
4. J. T. Santos and R. G. Meyer, "A One-Pin Crystal Oscillator for VLSI Circuits," IEEE J. Solid-State Circuits, vol. SC-19, no. 2, April 1984, pp. 228-236.

Participating Personnel

R. G. Meyer	Faculty Investigator
D. O. Pederson	Faculty Investigator
M. Soyeur	Ph.D. Student
A. Abidi	Ph.D. Student (awarded Ph.D.)
D. Soo	Ph.D. Student
T. P. Lin	Ph.D. Student
J. Fattaruso	Ph.D. Student
K. Toh	Ph.D. Student
J. Santos	M.S. Student
D. Ellis	M. S. Student
M. Unkrich	M. S. Student



Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A-1	

Ph.D. Dissertations

A. Abidi, "Effects of Random and Periodic Excitations on Relaxation Oscillators."

M.S. Reports

J. Santos, "A One-Pin Oscillator for VLSI Circuits." 1982.

B. Ma, "Low-offset Sampled-data MOS Gilbert Multiplier." 1982.

W. Tai, "Feedback Stabilized MOS Linear Multiplier." 1982.

M. Unkrich, "Stability Analysis of Crystal Oscillators." 1981.

J. Brehm, "RF Amplifiers Using DMOS Technology." 1981.

D. Soo, "MOS Crystal Oscillator Design." 1981.

D. Ellis, "Short-Channel Effects in MOS Analog-Integrated Circuits."
1981.

END

FILMED

9-84

DTIC